Regviz

Freescale Semiconductor /MKL24Z4 /SIM /SOPT5

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SOPT5

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL24Z4/SIM/SOPT5#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (00)UART0TXSRC 0 (0)UART0RXSRC 0 (00)UART1TXSRC 0 (0)UART1RXSRC 0 (0)UART0ODE 0 (0)UART1ODE 0 (0)UART2ODE

UART0RXSRC=0, UART2ODE=0, UART1ODE=0, UART0ODE=0, UART1RXSRC=0, UART1TXSRC=00, UART0TXSRC=00

Description

System Options Register 5

Fields

UART0TXSRC

UART0 transmit data source select

0 (00): UART0_TX pin

1 (01): UART0_TX pin modulated with TPM1 channel 0 output

2 (10): UART0_TX pin modulated with TPM2 channel 0 output
UART0RXSRC

UART0 receive data source select

0 (0): UART0_RX pin

1 (1): CMP0 output
UART1TXSRC

UART1 transmit data source select

0 (00): UART1_TX pin

1 (01): UART1_TX pin modulated with TPM1 channel 0 output

2 (10): UART1_TX pin modulated with TPM2 channel 0 output
UART1RXSRC

UART1 receive data source select

0 (0): UART1_RX pin

1 (1): CMP0 output
UART0ODE

UART0 Open Drain Enable

0 (0): Open drain is disabled on UART0

1 (1): Open drain is enabled on UART0
UART1ODE

UART1 Open Drain Enable

0 (0): Open drain is disabled on UART1

1 (1): Open drain is enabled on UART1
UART2ODE

UART2 Open Drain Enable

0 (0): Open drain is disabled on UART2

1 (1): Open drain is enabled on UART2

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data